Fix piecewise conversion with symengine (#55)
* Fix piecewise conversion with symengine * assert -> NotImplementedError and readability fix * Fix cond, else_ order
parent
463751db
Loading
Loading
Pipeline
#177955
passed
with stage
in
4 minutes and 46 seconds
Loading
Please register or sign in to comment